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Small-signal distributed FET model 
consistent with device scaling 
A. Cidronali ,  G. Collodi, G. Vannini and  A. Santarelli 
A distributed modelling approach for micro- and millimetre-wave 
FETs is presented. Model identification is directly carried out on 
the bases of S-parameter measurements and electromagnetic 
analysis of the device layout, without requiring cumbersome 
optiinisation techniques. Experimental results confirm that the 
model is consistenl with device scaling. 
Itztruducnc.tioiz: The development of high performance monolithic 
microwave integrated circuits (MMICs) requires global design 
procedures where not only the values of passive components, but 
also the active device geometry (e.g. number of fingers and gate 
width) represent available design parameters. In this context, 
robust scaling procedures for FET models are of key importance. 
In this Letter, a new approach to FET model scaling for MMIC 
design is proposed which is based on an empirical distributed 
modelling approach [I  - 31. In particular, model identification is 
carried out by means of accurate electromagnetic (EM) simulation 
and scattering parameters measured for a limited number of FET 
structures. On this basis, a characterisation of the ‘active area’ of 
the device is obtained which is consistent with simple scaling rules. 
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Fig. 1 Structure of distributcd niodel 
Empiricul distributed model: The electron device is assumed to con- 
sist of an ‘extrinsic passive structure’ connected with a finite, suit- 
able number of elementary ‘intrinsic active slices’ as shown in Fig. 1 
for a two-finger FET where a single active slice per finger has been 
considered. As far as model identification is concemed, the extrin- 
sic structure is characterised through its scattering matrix S (see 
Fig. I )  computed by means of EM simulation. This kind of analy- 
sis enables device geometry and material characteristics to be 
taken into account, for any given device structure and size, by 
means of a multiport S-matrix ‘distributed’ description. Thus, 
since electromagnetic propagation and coupling effects are 
accounted for by the passive structure, all the intrinsic devices are 
described by the same scattering matrix BA, which can be identi- 
fied once the scattering matrix _a of the electron device has been 
measured. This identification procedure is well justitied by the 
experimental results provided in the following. 
The identification of the 3 x 3 matrix B A ,  which characterises 
the active slice, will be described for a two-finger FET where a sin- 
gle active slice per finger is considered as shown in Fig. 1. This 
choice, which does not limit the validity of the approach, has the 
advantage of simplifying the mathematical development and has 
been found suitable for-FET modelling up to 5OGHz. In particu- 
lar, by denoting with S the 5 x 5 matrix obtained from the 8 x 8 
scattering matrix S of the extrinsic part, after the application of 
symmetry conditions deriving from the FET structure, it can be 
shown that 
with 
?L=l,z , ,=l  ,.., 3 = sz=1,2;~=3,..,5 
where the port indexes are defined according to Fig. 1. In eqn. 1, _I 
is the 3 x 3 identity matrix while _a is the 2 x 2 measured scattering 
matrix of the electron device. It is worth noting that model identi- 
fication does not require either parameter optimisation or complex 
measurements. 
Scciling ritlrs j b r  rirtive slices: Experinlentdl results show that the 
FET static currents and differential conductances deviate from a 
simple proportional relationship with device width. As an exam- 
ple, the saturated drain current and the static transconductance 
are plotted in Fig. 2 as functions of the total gate width for differ- 
ent GEC-Marconi MESFETs of the same wafer die (so that proc- 
ess dispersion is practically negligible). It is evident that although 
linear behaviour with gate width can be reasonably assumed, this 
is not purely proportional, as the linear regression does not pass 
through zero. A possible explanation could be related to the fact 
that the FET structure is not ‘geometrically homogeneous’ along 
the finger width, due to the gate feed and termination structures. 
These ‘border’ effects, which become more relevant at high fre- 
quencies, must be accounted for in the scaling rules. This can be 
done by introducing, under the reasonable assumption that border 
effects are independent of gate width, a correction term in the 
value of all the static and dynamic parameters. In particular, an 
equivalent admittance matrix Y,, associated to the active slice 
width can be defined according to the following scaling rule 
YAS,, (LJ, T,t‘~s) = (LJ) . II’As + Ci, (LJ) i ,  j = 1, ..., 3 
(2) 
C(o) being a width-independent fraction of the equivalent admit- 
tance matrix, which accounts for non-ideal, border-like effects. 
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Fig. 2 Linear regressions of’ mcwsnred I<,,,, and stutic trunsconductunce 
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Fig. 3 Meusured und simukitrd S,, und S22,for three d$&vnt FETs 
H 2 x 1 5 0 p  
2 X 75pi 
0 2 X 25pm 
Experimental results: Different GEC-Marconi MESFET structures 
were measured and simulated to validate the proposed approach. 
More precisely, the S matrices of the extrinsic passive structures 
were computed, on the basis of foundry process parameters and 
device GDSlI fdes, using the emTM Sonnet electromagnetic simuka- 
tor. The scattering parameters of the electron devices were meas- 
ured directly on-wafer up to a frequency of SOGHz using an 
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HP851 0C network analyser. Moreover, the model was imple- 
mented in the HP-MDS program for microwave circuit design. 
Analytical model for output-buffered Banyan 
networks 
Fig. 4 Measured and simulated S-paranieters for  4 X 5 0 p  FET 
0 measured 
simulated 
On the basis of the identification procedures proposed and 
using the scaling rule of eqn. 2, the knowledge of the admittance 
matrices Y,,(o) associated with two FETs having different gate 
widths is sufficient to identify the matrices Y(o)  and C(o). In 
practice, since eqn. 2 is in any case an approximation, better pre- 
diction capabilities are obtained by evaluating the matrices Y(o) 
and C(o) on the basis of a linear regression applied to device 
structures covering a wide range of gate widths. In particular, 
model identification was carried out using three MESFET struc- 
tures: a 2 x 2 5 p ,  a 2 x 75pm and a 2 x 1 5 0 p  device. Fig. 3 
shows the comparison between the measured and simulated Sz2 
and S2, parameters for these GaAs MESFETs. The good agree- 
ment confirms the accuracy of the proposed approach even when 
simple linear regression is adopted for model scaling. 
To test the actual predictive capabilities of the proposed 
approach, the model was used to predict, on the basis of the active 
slice characterisation previously obtained, the electrical behaviour 
of a 4 x 50pn device (a structure significantly different from the 
structures used in the identification phase). Fig. 4 shows the meas- 
ured and predicted S parameters for the 4 x 5 0 p  GaAs MES- 
FET, in the bias point V, = 3V, ID = I,,,. Similar good agreement 
has been found for other bias conditions. 
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A new model for evaluating the performance of output-buffered 
Banyan networks is proposed. Not only the number of packets 
stored in a buffer, but also the state of the buffer’s head of line 
(HOL) packet (‘new’ or ‘blocked’), are considered. Simulations 
are used to verify the accuracy of the model. The analytical result 
shows that, when the buffer size is large enough, say 10, the 
maximum throughput is close to saturation. 
Introduction: Output-buffered Banyan networks use 2 x 2 knock- 
out switches [2] and the buffer is placed at the output port of each 
switch element, as shown in Fig. 1. The simulation results in [2] 
show that the maximum throughput of a six-stage output-buffered 
Banyan with buffer size 4 is > 0.7. This is a significant improve- 
ment over input-buffered Banyan networks, making this configu- 
ration more suitable for asynchronous transfer mode (ATM) 
switches. The authors in [2] proposed an analytical model for out- 
put-buffered Banyan networks. The model only considers the 
number of packets stored in the buffer. The simulation and ana- 
lytical results of this model do not match well, especially for small 
buffer size and heavy input traffic. This is because this model does 
not differentiate between the ‘new’ and ‘blocked’ head of line 
(HOL) packets. 
inputs outputs 
1 
2 
3 3 
4 4 
5 5 
6 6 
7 7 
8 8 
stage 1 stage 2 stage 3 
Fig. 1 Arcliitecture of 8 X 8 output-buffered Banyan network 
/gggil 
In [l], we proposed a more accurate analytical model for multi- 
ple input-buffered Banyan networks. In that model, we consider 
both the number of packets in the buffer of each stage and the 
state of the HOL packet in the buffer. In deriving the state transi- 
tion probability, we have taken into account the influence of the 
HOL packet of the other buffer in the same switch element. Here, 
we modify that model for output-buffered Banyan networks. The 
results show that the model is more accurate than that in [2]. 
Analytical model: We consider an internal output-buffered Banyan 
network, with stage number m and buffer size B. Each switch ele- 
ment is a knockout switch, so if B is larger than 1, it is possible 
for the buffer to receive two packets simultaneously. Each buffer 
can only send the HOL packet during an operation cycle. Con- 
sider the input buffer as a buffer stage; a packet will go through m 
+ 1 stages of buffers before leaving the switch. We label the buff- 
ers at the input stage as stage 0 buffers, the buffers at the output 
port of the fxst stage switch as stage 1 buffers, and so on. The 
buffers at the last stage are thus the stage m buffers. We consider 
the HOL packet in three states: 
(i) state ‘e’: no packet in the buffer 
(ii) state ‘n’: the HOL packet is different from that at the begin- 
ning of the previous operation cycle 
(iii) state ‘b’: the HOL packet is the same as that at the begin- 
ning of the previous operation cycle 
So, at the beginning of an operation cycle, a stage k buffer, 0 I k 
<: m, may be in one of the (2B + 1) possible states: (0, e), (1, n), (1, 
b), ..., ( S l ,  n), ( S I ,  b), (B, n), (B, b). Here, we use (ij) to identify 
a buffer’s state, where i is the number of packets in the buffer, j is 
the state of the buffer’s HOL packet, where j E {e,  n, b}.  For a 
stage m buffer, because the HOL packet cannot be in state ‘b’, it 
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